Part Number Hot Search : 
MMBD444 032J4 RLZ33B U6205 107SAK16 FMG23S EU02A DB104
Product Description
Full Text Search
 

To Download TDA7501 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 (R)
TDA7501
LINE-DRIVER FOR DIGITAL CARRADIO SIGNAL PROCESSOR (DSPLD)
INPUTS: - QUASI DIFFERENTIAL STEREO INPUT FOR CD - DIFFERENTIAL STEREO INPUTS FOR PHONE, NAVIGATION, FM, AM - SINGLE-ENDED INPUT FOR CASSETTE - FOUR INDEPENDENT INPUT MULTIPLEXER AND GAIN STAGES - ENVELOPE-DETECTOR FOR AM-NOISEBLANKING - MIXING OF PHONE AND NAVIGATION - DC-CONNECTION TO DSP - DUAL MPX INPUTS OUTPUTS: - 6 OUTPUT CHANNELS WITH INDEPENDENT VOLUME CONTROL - 4 MAIN OUTPUT CHANNELS WITH ADDITIONAL INPUT SELECTOR FOR PHONE AND/OR NAVIGATION OR CD - OUTPUTS LEVEL UP TO 4V rms - AC-CONNECTION FROM DSP DIGITAL CONTROL: - SPI-BUS OR I2C BUS INTERFACE (SELECTABLE) - DIRECT MUTE FOR THE OUTPUT STAGES AND/OR HIGH IMPEDANCE MPX MUTE BLOCK DIAGRAM
TQFP44
DESCRIPTION The Linedriver handles all analog input- and output-signals for the Digital Carradio Signal Processor TDA7501. The device contains four independent input multiplexers to select the sources for the DSP's four AD-converters. Four additional gain stages allow an adaptation to run the ADCs in best S/N condition. The six outputs have independent volume stages with a large dynamic range. Using a 12V-supply the outputs are able to drive up to 4Vrms .
October 2001
.
1/21
TDA7501
SUPPLY
Symbol Vdd VP IS8 IS12 SVRR Parameter Supply Voltage Output Supply Voltage Supply Current Vdd Supply Current VP Ripple Rejection @ 1kHz Vdd = 8.3V VP = 12V Test Condition Min. 7.5 Typ. 8.3 12 27 5 60 Max. 10 Unit V V mA mA dB
ABSOLUTE MAXIMUM RATINGS
Symbol VDDmax VSmax Tamb Tstg Parameter Operating Supply Voltage VDD Operating Supply Voltage Vs Operating Temperature Range Storage Temperature Range Value 10.5 13.0 -40 to 85 -55 to +150 Unit V V C C
ESD: All pins are protected against ESD according to the MIL883 standard. PIN CONNECTION
ADCVDDREF
OUT1R
OUT2R
OUT1L
OUT2L
IN1R
IN2R
44
43
42
41
40
39
38
37
36
35
IN3R
34 33 32 31 30 29 28 27 26 25 24 23
IN1L
IN2L
IN3L
V33 SIGGND CassL CassR CDL+ CDSTEREO FULL DIFFERENTIAL * IC MONO DIFFERENTIAL *
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
MUTE SDA SCL SEL SPKR1L SPKR1R SPKR2L SPKR2R SPKR3L SPKR3R OUTPUTREF
CDR+ PHONE+ PHONENAVINAVI+
QUASI DIFFERENTIAL
IAM-LEVEL
PHFM-LEVEL
AM
TUNER-
FM
MPX-RDS
AM-IF
GND
VDD
VCC
PGND
D00AU1200
THERMAL DATA
Symbol Rth j-pins Parameter Thermal Resistance Junction-pins Max. Value 65 Unit C/W
2/21
TDA7501
ELECTRICAL CHARACTERISTICS (VDD = VS = 8.3V; V33 = 3.3V Tamb = 25C; RL = 10k; all gains = 0dB; f = 1kHz; unless otherwise specified)
Symbol GENERAL VCL SIN GIN MIN GIN MAX Input Clipping Level Input Separation Min. Input Gain - input part Max. Input Gain - input part Max. Input Gain - output part GSTEP VDC Step Resolution DC Steps Adjacent Gain Steps GMIN to GMAX dIN VDCout Rout Distortion Output DC-voltage Output impedance OUT1L, 1R Output impedance OUT2L, 2R VOUT = 0.7VRMS all stages 0dB pins 41..44 pins 43..44 pins 41..42 Volume 0dB 80 2.3 100 0 15 12 1 0.5 5 0.002 1.65 300 3 0.08 VRMS dB dB dB dB dB mV mV % V k Parameter Test Condition Min. Typ. Max. Unit
QUASI DIFFERENTIAL CD STEREO INPUT (non inverting) Rin CMRR Input Resistance (see Fig. 2) Common Mode Rejection Ratio Differential VCM = 1VRMS @ 1kHz VCM = 1VRMS @ 10kHz VN Output-Noise 20Hz - 20kHz; unweighted 70 45 45 100 70 60 2.0 130 k dB dB V
DIFFERENTIAL PHONE/NAVIGATION/FM/AM INPUT (inverting) Rin CMRR Input Resistance (see Fig. 3) Common Mode Rejection Ratio VCM = 1VRMS @ 1kHz VCM = 1VRMS @ 10kHz VN AM IF INPUT Rin Input Resistance 35 50 65 k Output-Noise 20Hz - 20kHz; unweighted 35 40 40 50 70 60 2.0 65 k dB dB V
CASSETTE INPUT (non inverting) Rin VN Input Resistance Output-Noise 20Hz - 20kHz; unweighted 70 100 2.0 130 k V
AM/FM-LEVEL INPUT Rin Vmin Vmax Input Resistance Minimum Input Voltage Maximum Input Voltage 70 -0.4 7.0 100 130 k V V
Dual MPX control (pin TUNER-) VCTRLMPX1 VCTRLMPX2 VCTRLMPX3 VCTRLMPX4 Control voltage for MPX 1+2 Control voltage for MPX2 Control voltage for MPX 1+2 Control voltage for MPX1 MPX1 -> MPX1 + MPX2 MPX1 + MPX1 -> MPX2 MPX2 -> MPX1 + MPX2 MPX1 + MPX2 -> MPX2 1.5 4.0 3.5 1.0 V V V V
3/21
TDA7501
ELECTRICAL CHARACTERISTICS (continued)
Symbol Parameter Test Condition Min. Typ. Max. Unit
SPEAKER OUTPUTS RLOAD = 10K (AC) Rin GMAX ATTMAX ATTSTEP ATTMUTE EE VDC VDCOUT Input Impedance Max. Gain Max. Attenuation Step Resolution Output Mute Attenuation Attenuation Set Error DC Steps Output DC-voltage from +15 to -40dB Adjacent Attenuation Steps internal reference mode external reference mode VCLIP Output Clipping Level d = 0.3%, VCC = VDD = 8.3V gain = 0dB gain = 6dB d = 0.3%, VCC = 12V VDD = 8.3V gain = 6dB RL CL ROUT VN Output Load Resistance Output Load Capacitance Output Impedance Output Noise BW = 20Hz-20kHz muted 0dB muted 6dB gain = 0dB gain = 6dB BW = 20Hz-20kHz VO = 2VRMS VO = 4VRMS VOUT = 1VRMS; all stages 0dB 80 80 40 3.0 7.5 10 13 106 110 0.005 100 100 0.08 AC-coupled 5 10 120 0.3 4.15 outref 2.3 2.8 4 80 external reference mode internal reference mode 35 50 33 -73 1 100 2 3 65 k dB dB dB dB dB mV V V VRMS VRMS VRMS k nF V V V V dB dB % dB dB
S/N dout SC X
Signal to Noise Ratio distortion Channel Separation left/right Crosstalk
ADCVDDREF (CODEC reference) Imaxadc BUS INPUTS Vlow Vhigh Vth_SPI Voltage for logic "0" Voltage for logic "1" SPI_mode threshold voltage inputs SEL, SCL,SDA,MUTE inputs SEL, SCL,SDA,MUTE i 2.4 0 VDD1.8 0.8 V V V Max. Output Current pin 40 5 mA
4/21
TDA7501
DESCRIPTION OF THE INPUT PART On the input side, the TDA7501 (see figure 1) connects the external audio- and tuner-signals to the four AD-converters of the Digital Carradio Signal Processor TDA7500. The audio signals are adjusted by the input gain stage to the internal Figure 1. Input part. reference signal with 2V rms referred to 4.15V (=V33 1.2575). The following CODEC-interface attenuates the 2Vrms to 0.8Vrms referred to the CODEC's reference voltage of 1.65V which allows a DC-coupling to the TDA7500.
CDL CDR BYPASS (2Vrms) TO OUTPUT PART
INGAIN BYP PHONE/NAVI-MIX 0..15dB 1dB STEP
CDL PHONE/FDL CASSL CASSR CDL+ CDCDR+ QDIFFSTEREO CDL CDR NAVI/FDR PHONE/NAVI-MIX CASSL MPX-RDS AM AM-LEVEL
INSELECT 1L
MUTE
INGAIN 1L 2Vrms 0..15dB 1dB STEP
CODEC-IF 4.15Vdc 2Vrms VOUT: 1.65Vdc 0.8Vrms VIN: 0.8Vrms OUT1L
PHONE+ FULL DIFFERENTIAL STEREO PHONE-
DIFF-MONO PHONE/NAVI MIX
CDR PHONE/FDL NAVI/FDR PHONE/NAVI-MIX CASSR MPX-RDS FM/DUAL-MPX AM-SPIKES
INSELECT 1R
NAVI+ NAVIAM-LEVEL
DIFF-MONO (QDiff-Stereo) LEVEL-SHIFT
MUTE
INGAIN 1R 2Vrms 0..15dB 1dB STEP
CODEC-IF 4.15Vdc 2Vrms VOUT: 1.65Vdc 0.8Vrms VIN: 0.8Vrms OUT1R
FM-LEVEL
LEVEL-SHIFT CDL PHONE/FDL NAVI/FDR PHONE/NAVI-MIX CASSL ENVELOPE DETECTOR AM AM-SPIKES FM-LEVEL AM-LEVEL MUTE INGAIN 2L 2Vrms 0..15dB 1dB STEP CODEC-IF 4.15Vdc 2Vrms VOUT: 1.65Vdc 0.8Vrms VIN: 0.8Vrms OUT2L INSELECT 2L
FM TUNERAM FM/AM-DIFF DUAL-MPX
FM
AM
AM-IF
MPX-RDS
CDR PHONE/FDL NAVI/FDR PHONE/NAVI-MIX CASSR MPX-RDS FM/DUAL-MPX AM-SPIKES
INSELECT 2R
MUTE
INGAIN 2R 2Vrms 0..15dB 1dB STEP
CODEC-IF VIN: 4.15Vdc 2Vrms VOUT: 1.65Vdc 0.8Vrms 0.8Vrms OUT2R
D00AU1201
Input Stages The decive offers several input stages for the different signals which have to be handled by the system. A quasi differential input (see figure 2) can be used for (external) CD-changer. The two mono differential inputs allow the connection of Phone and Navigation (see figure 3) or it could be used as fully differential stereo input. Additionally a single-ended stereo input is available for Cassette applications. The lower part of the input
section is dedicated to the tuner signals. Another quasi differential input (see figure 4) is used to connect AM and FM referred to the tuner reference (Tuner-). This concept supports also double tuner systems. Also two seperate level inputs are present which are followed by level-shifters to allow the use of the TDA7500's ADCs. For AM noise blanking an envelope-detector driven by the AM-IF is also available.
5/21
TDA7501
Figure 2. Quasi differential input-stage.
Figure 3. Mono differential input-stage.
Figure 4. Differential input-stage for AM/FM.
6/21
TDA7501
Dual MPX mode The TDA7501 is able to support a twin tuner concept via the Dual-MPX-Mode. In this configuration the FM-pin and the AM-pin are acting as MPX1 and MPX2 inputs. The DC-Voltage at the TUNER- -pin controls whether MPX1, both MPXsignals or MXX2 is used to decode the stereo FM-signal (see figure 4 Please note that the Figure 4. Block diagram Dual MPX.
HIZ-MUTE 1 50K (D5/5) 15K CTRL (TUNER-) 50K 1 15K FM + MPX1 (FM+) HIZ-MUTE 1 50K WINDOWCOMPARATOR & LOGIC 15K 15K + 15K 15K
thresholds have a hysteresis of 500mV. During this mode the highohmic-mute acts on both inputs in parallel. Furthermore, a background tuner on the internal AM-path can be selected by software aswtching to one of the two MPX-inputs. For the programming of the Dual-MPX-Mode see the programming section.
MPX2 (AM+)
(D4/5)
AM
D00AU1202
7/21
TDA7501
Additional Quasidifferential Input The TDA7501 can be programmed to additional quasi-differential input by rearranging the configuration of the navigation and AM level inputs. Since the AM level input becomes the 2nd differential input, the level shift function is not available. For the programming of the navigation/AM level input configuration see the programming section.
Figure 5. Additional quasidifferential input simplified
15K NAVI-/QDIFF1100K 1 + 15K NAVI+/COM+ 100K D3/4 68K D3/4 AMLEVEL/QDIFF21 15K + 15K LEVEL/QDIFF2 1 33K 15K NAVI/QDIFF1 15K
D00AU1203
Transferfunction of the AM/FM level inputs In the TDA7501 two level shift stages convert a tuner level (DC) signal to a unipolar output signal with respect to the Codec Interface reference, that is 1.65V. Figure 6. AM/FM level inputs transfer function (DC)
The FM level input can be programmed to a signal range of either 0 to 5V (Lo-range) which is the default, or 0 to 6V (Hi range). The AM level input is fixed to the lower 0 to 5V input range. For the programming of the FM level input range see the programming section.
Vout (V) 2.65 2.30 2.15 1.90 1.65
LO RANGE
D00AU1204
HI RANGE
0
1
2
3
4
5 Vin(V)
8/21
TDA7501
DESCRIPTION OF THE OUTPUT PART The TDA7501 has 6 independent outputstage with volume control. The first 4 (main) outputs have an input selector which allows to select besides the DAC-outputs CD-direct or Phone/Navigation-mix. In addition one can mix the SPKR1 with Phone/Navigation so that traffic or navigation announcements can bypass the DSP (see figure 7). The TDA7500 CODEC outputs have a maximum Figure 7. Output part. output voltage of 0.5Vrms . To obtain 4Vrms , (in the dual supply mode only) the signal is first amplified to have a reference amplitude of 2V rms. The following volume stage offers up to 15dB gain which gives along with the programmable 6dB gain in the output-stage enough overdrive capability. To achieve the maximum output swing of 4Vrms the device must be supplied with an additional supply of 12V. With a single supply (Vdd =VCC = 8.3V) 2.8Vrms are obtained at the output at maximum.
9/21
TDA7501
Overall gain structure The overall gain structure of the TDA7501 can be shown in its target application together with the Figure 8. Level-diagram. V225. The output part in level select (D6/4) offers an additional adaption to the DSP's output level
INPUT PART
TDA7501
LEVEL SELECT
OUTPUT PART
INPUT GAIN
IN
0..15dB 1dB STEP
2Vrms 4.15Vdc 2Vrms 4.15Vdc
CODEC INTERFACE
TDA7500
0.9Vrms 1.65Vdc
GAIN +6dB or +12dB
VOLUME +15 .. -79dB
OUTPUT LINEDRIVERS 0/+6dB STEP
2Vrms (typ) 4.15Vdc
OUT
0.8Vrms 1.65Vdc
2Vrms 4.15Vdc
2Vrms 4.15Vdc or 4Vrms 6Vdc
D00AU1205
Speaker (linedriver) outputs The Speaker outputs can be configured in three different operating modes: - Internal reference mode with 0dB output gain, - External reference mode with 0dB output gain - External reference mode with 6dB output gain Basically, in the internalreference mode the Linedriver amplifier acts as a buffer with 0dB gain regardless of the output gain programmed by bit D0. Since the buffer tracks the internal generated reference, the OUTPUTREF pin may be left floating. In the external reference mode the linedriver amFigure 9. Speaker (Linedriver) outputs simplified
plifiers reference tracks the voltage present at the OUTPUTREF pin. This reference does not necessary have to be external to the device, it can also be generated by invoking the VCC/2 divider inside the TDA7501 (bit D1/6). In practice, the term external reference implied that the OUTPUTREF pin at least has to connect to an external capacitor. In the external reference mode, an additional gain of 6dB can be added by assessing bit D0. This provides a nominal 4VRMS output level in case the TDA7501 is powered from a dual supply (VDD = 8.3V). When fed from a single supply, only 2.8VRMS output level can be acheived. For the programming of output gain and reference selection see the programming section.
D1/6 from VOLUME-STAGE 2Vrms 4.15Vdc 0dB buffer 2R 6dB R 3R 6dB D0/6 VREF OUTPUTREF
+ D1/6 VREF 2R R 3R D0/6 6dB 6dB
SPKROUT
D00AU1207
10/21
TDA7501
REFERENCE CONCEPT For the input section the TDA7501 generates the internal reference voltage by multiplying the V33 voltage by 1.2575. The V33 voltage is also buffered and fed back to the CODEC where it is used to generate all necessary references. For best performance it is recommended to filter the V33 reference pin by means of a passive second order lowpass as shown in figure 10. This concept allows a direct DC coupling between the TDA7501 and the DSP because of the accurate matching of DC levels. On the output side the TDA7501 offers two main modes: a single supply and a dual supply mode. Dual supply mode In this mode the outputs are able to provide up to 4V rms with a minimum supply VCC of 12V as Figure 10. Reference voltage generation
well as a output reference voltage set to half of VCC (bit D0 of the mode select byte set to '1'). If the switch D1/byte mode select is open the output reference voltage must be defined externally e.g. a zener diode with RC-lowpass. If the switch is closed the reference voltage will be half of V cc and only an external capacitor has to be added. Single supply mode If VCC and Vdd are connected to a single supply the maximum possible output swing is about 2.8V rms . The output reference voltage pin can be left open or otherwise the internal voltage divider can be used to generate for the outputs a VCC/2 reference.
TDA7500 TDA7501
11/21
TDA7501
DIGITAL INTERFACE The TDA7501 digital interface offers two different protocols: SPI and I2C. To select I2C-mode the SEL-pin has to beconnected to VDD. If the voltage at the SEL-pin is more than about 1V below the VDD voltage the interface switches to SPI-mode. In both cases the interface is able to work with a 3.3V microprocessor as well as with a 5V microprocessor. For details of both protocols refer to the programming section. Figure 11. Timing diagram for the SPI bus mode.
SEL SCL Cpol=1 SCL Cpol=0 SDA
SA3 SA2 SA1 SA0 SUBADDRESS D7 D6 D5 D4
SPI BUS MODE Interface protocol The TDA7501 SPI interface protocol comprises : - a subaddress and - a sequence of n databytes each consisting of 8 bits (see figure 11). The interface accepts both a positiv (Cpol = 1, Cpha = 1) as well as a negativ (Cpol = 0, Cpha = 0) clocking scheme. However, the data transmitted has to be valid on the rising edges of the serial clock SCL.
D3
D2
D1
D0
D7
D6
D5
D4
D3 DATA-n
D2
D1
D0
D00AU1209
DATA
Switching characteristics (SPI mode)
Symbol fSCLK Tsu Thld Twh Twl Tscl Trel tr tf Tsh Parameter Serial input clock frequency (SCL) Serial data setup time Serial data hold time Serial clock high time width Serial clock low time width Select (SEL) to select (SCL) falling setup time Select (SCL) to select (SEL) rising release time Data rise time Data fall time Chip select high time 200 Min. 0 40 40 100 100 200 200 2 2 Typ. Max. 4.0 Unit MHz ns ns ns ns ns ns s s ns
Tscl
Tsu
Thld
Twh
Twl
Trel
Tsh
SEL
SCL
SDA
SAx,Dy
D00AU1208
12/21
TDA7501
I2C BUS MODE Interface Protocol The interface protocol comprises: -a start condition (S) -a chip address byte (write mode only) -a subaddress byte -a sequence of data (N-bytes + acknowledge) -a stop condition (P)
Switching Characteristics (SPI mode)
CHIP ADDRESS SUBADDRESS DATA 1...DATA n
MSB S 1 0 0 0 1 1 0
LSB
MSB 0 I
LSB 0 SA3 SA2 SA1 SA0 ACK
MSB DATA
LSB
AK P C
0 ACK 0
ACK = Acknowledge S = Start P = Stop
13/21
TDA7501
SOFTWARE SPECIFICATION FOR BOTH MODES Auto increment If bit I in the subaddress byte is set to "1", the autoincrement of the subaddress is enabled. Reset condition A Power-On-Reset is invoked if the Supply-Voltage V dd is below than 3.5V. After POR the following data is written automatically into the registers of all subaddresses :
MSB 1 1 1 1 1 1 1 LSB 0
Subaddresses
MSB D7 D6 I D4 SA3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 1 0 0 0 SA2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 SA1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
The programming after POR is marked bold-face in the programming tables. With this programming all the outputs are muted to their corresponding reference voltages.
LSB SA0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Input selector 1L Input selector 1R Input selector 2L Input selector 2R Bypass selector Configuration Mode select Output selector Volume 1L Volume 1R Volume 2L Volume 2R Volume 3L Volume 3R FM-level reserved Autoincrement mode off Autoincrement mode on must be "0" Name
Input selector 1L..3R, bits D7 ..D3 (subaddresses 0..3)
MSB D7 D6 D5 D4 D3 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 14/21 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 D2 D1 LSB D0 mute off on gain 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB 0dB Function
TDA7501
Input selector 1L, bits D2 ..D0 (subaddresses 0)
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 source select CDL Phone/FDL Navigation/FDR Phone/Navigation mix CassL MPX-RDS AM AM-level Function
Input selector 1R, bits D2 ..D0 (subaddresses 1)
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 source select CDR Phone/FDL Navigation/FDR Phone/Navigation mix CassR MPX-RDS FM (or MPX1/MPX2 in Dual MPX mode) AM-spikes Function
Input selector 2L, bits D2 ..D0 (subaddresses 2)
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 source select CDL Phone/FDL Navigation/FDR Phone/Navigation mix CassL AM FM-level AM-level Function
Input selector 2R, bits D2 ..D0 (subaddresses 3)
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 source select CDR Phone/FDL Navigation/FDR Phone/Navigation mix CassR MPX-RDS FM (or MPX1/MPX2 in Dual MPX mode) AM-spikes Function
15/21
TDA7501
Phone navigation (subaddress 4)
MSB D7 D6 D5 D4 D3 D2 0 0 0 0 1 1 1 1 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 D1 0 0 1 1 0 0 1 1 LSB D0 0 1 0 1 0 1 0 1 Function mix level phone/navigation 0/mute -1.6dB/-15.5dB -3.6/-9.6dB -6/-6dB -9.6/-3.6dB -15.5/-1.6dB mute/0dB mute Input configuration quasidifferential input (no level shift function) Navi & AM Level inpit gain 15dB 14dB 13dB 12dB 11dB 10dB 9dB 8dB 7dB 6dB 5dB 4dB 3dB 2dB 1dB 0dB
Mode select (subaddress 5)
MSB D7 D6 D5 D4 D3 D2 D1 0 0 1 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 1 0 1 LSB D0 0 1 0 1 AM-IF rectifier gain 18dB 15.5dB 12dB 6dB AM-IF rectifier corner frequency 14KHz 18.5KHz 28KHz 56KHz backkground tuner select (internal AM-path) FM-in (MPX1) AM-in (MPX2) Dual MPX mode on (control through Tuner- - voltage) off forced Dual MPX mode MPX1 (allows automatic selection) MPX2 (overwrites automatic selection) MPX1+ MPX2 (overwrites automatic selection) MPX1 (overwrites automatic selection) Function
16/21
TDA7501
Configuration (subaddress 6)
MSB D7 D6 D5 D4 D3 D2 D1 LSB D0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 output gain odB +6dB reference voltage setting for output external reference internal reference (V33*1.25) internal divider for output reference voltage connected to VCC/2 disconnected fastcharge (switches at CD input) open closed Input level select (output power) 12dB 6dB RDS-mute (high impedance) muted unmuted mute pin function I "0" does not activate the output mute "1" activates the output mute mute pin function II "0" activates the high impedance mute "1" does not activate the high impedance mute Function
Output selector (subaddress 7)
MSB D7 D6 D5 D4 D3 D2 D1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 LSB D0 0 1 0 1 source select SPKR 1L Bypass CDL Phone/Navigation mix / IN1L IN1L source select SPKR 1R Bypass CDL Phone/Navigation mix / IN1R IN1R source select SPKR 2L Bypass CDL mute IN2L source select SPKR 2R Bypass CDL mute IN2R Function
17/21
TDA7501
Volume speaker outputs (subaddresses 8...13)
MSB D7 1 : 1 1 0 0 : 0 0 : 0 0 x D6 0 : 0 0 0 0 : 0 0 : 1 1 1 D5 0 : 0 0 0 0 : 0 0 : 0 0 1 D4 0 : 0 0 0 0 : 0 1 : 0 0 x D3 1 ; 0 0 0 0 : 1 0 : 1 1 x D2 1 ; 0 0 0 0 : 1 0 : 1 1 x D1 1 ; 0 0 0 0 : 1 0 : 1 1 x LSB D0 1 ; 1 0 0 1 : 1 0 : 0 1 x +15dB : +1dB 0dB 0dB -1dB : -15dB -16dB : -78dB -79dB Mute Function
FM-LEVEL RANGE (SUBADDRESS 14)
MSB D7 1 1 D6 0 1 D5 0 : 1 D4 0 : 1 D3 1 1 D2 1 1 D1 0 1 0 LSB D0 0...6Volts 0...5 Volts Must be Function
18/21
TDA7501
The unused subaddresses 14/15 must be programmed to "11111110" to allow software compatibility to future extensions.
10K 3.3V 10F
6.8K
V33 10F SIGGND
44 1 43
OUT1L 3.3nF
OUT1R
2 3
42
OUT2L
3.3nF
100nF CASSL 100nF CASSR 100nF CDL 100nF CDGND 100nF CDR 100nF PHONE+ 100nF PHONE100nF NAVI100nF NAVI+ 100nF FM 100nF AM 100nF MPX 100nF AM-IF 100nF TUNER-
CASSL
41
OUT2R
330pF
CASSR
4
40 39
ADCYDDREF IN1L 220nF
330pF
CDL+
5
TDA7500
220nF
CD-
6
38
IN1R
CDR+
7
37
IN2L
220nF
PHONE+
8
TDA7501
36
IN2R
220nF
PHONE-
9
35
IN3L
220nF
NAVI-
10
34 33 32 31 30 29 28
IN3R MUTE SDA SCL SEL SPKR1L
220nF
NAVI+
11
MUTE SDA SCL SEL OUTLF OUTRF OUTLR OUTRR OUTSWL OUTSWR 10K VCC 12V 6.8K 10F 6V
FM
14
AM
16
SPKR1R SPKR2L SPKR2R SPKR3L SPKR3R OUTPUTREF
MPX-RDS
17
27 26
AM-IF
18
25 24
TUNER-
15 12 13 FM-LEVEL GND 19 PGND 22 VDD 20 VCC 21
23
AM-LEVEL
10F
AM-LEVEL
FM-LEVEL
8.3V
12V
D00AU1210
19/21
TDA7501
DIM. MIN. A A1 A2 B C D D1 D3 e E E1 E3 L L1 K 0.45 0.05 1.35 0.30 0.09
mm TYP. MAX. 1.60 0.15 1.40 0.37 1.45 0.45 0.20 12.00 10.00 8.00 0.80 12.00 10.00 8.00 0.60 1.00 0.75 0.018 0.002 0.053 0.012 0.004 MIN.
inch TYP. MAX. 0.063 0.006 0.055 0.014 0.057 0.018 0.008 0.472 0.394 0.315 0.031 0.472 0.394 0.315 0.024 0.039 0.030
OUTLINE AND MECHANICAL DATA
TQFP44 (10 x 10)
0(min.), 3.5(typ.), 7(max.)
D D1 A A2 A1
33 34 23 22
0.10mm .004 Seating Plane
E1
B
44 1 11
12
E
B
C
e
L
K
TQFP4410
20/21
TDA7501
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics (c) 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. http://www.st.com
21/21


▲Up To Search▲   

 
Price & Availability of TDA7501

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X